Architecture for Programmable Generator
نویسندگان
چکیده
395 Abstract—Reed-Solomon Codes are popularly used for error correction in many applications like storage devices (CD, DVD), wireless communications, high speed modems and satellite communications. In this paper, a modified scheme for programmable generator polynomial based Reed-Solomon encoder and decoder has been proposed. The works reported in this paper corrects errors in derived equations and decoder architecture proposed by Shayan et al. Moreover, modified architectures for programmable generator polynomial based Reed-Solomon encoder and decoder are reported.
منابع مشابه
Design and Implementation of Field Programmable Gate Array Based Baseband Processor for Passive Radio Frequency Identification Tag (TECHNICAL NOTE)
In this paper, an Ultra High Frequency (UHF) base band processor for a passive tag is presented. It proposes a Radio Frequency Identification (RFID) tag digital base band architecture which is compatible with the EPC C C2/ISO18000-6B protocol. Several design approaches such as clock gating technique, clock strobe design and clock management are used. In order to reduce the area Decimal Matrix C...
متن کاملDevelopment of low-complexity all-digital frequency locked loop as 500 MHz reference clock generator for field-programmable gate array
The authors report the development of an on-chip 500 MHz reference clock generator as a part of a clock manager for a field-programmable gate array. The generator is implemented in the form of an all-digital frequency locked loop (ADFLL) in architecture of low complexity and high modularity. For the development of the ADFLL, they propose a new circuit that employs two under-sampled 1-bit ΔΣ fre...
متن کاملConceptual design of a programmable geometry generator
Current real-time graphics architecture lacks a method for procedural geometry generation inside the GPU, so that the limited bus bandwidth doesn’t get involved. This document describes the conceptual design of a user-programmable geometry generator unit. This unit is capable of generating new geometry (vertices and indices) by processing a set of input data. This new geometry can be passed thr...
متن کاملAn Efficient Partial Sums Generator for Constituent Code based Successive Cancellation Decoding of Polar Codes
This paper proposes the architecture of partial sum generator for constituent codes based polar code decoder. Constituent codes based polar code decoder has the advantage of low latency. However, no purposefully designed partial sum generator design exists that can yield desired timing for the decoder. We first derive the mathematical presentation with the partial sums set βc which is correspon...
متن کاملDesign and Realization of an FPGA-Based Generator for Chaotic Frequency Hopping Sequences
Chaos-based pseudonoise (PN) sequences for spread spectrum (SS) communications ranks amongst the most promising applications of chaos to communications. This paper deals with the design and realization of a chaotic frequency hopping (FH) sequence generator that is compatible with current FH/SS technologies. A simplistic generator architecture adopting nonlinear auto-regressive (AR) filter struc...
متن کامل